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Abstract – In this paper, we report a detailed description of developed Flex-SPI firmware structure 
together with experimental tests carried out by using ad-hoc instrumental setups based on TI MSP-
EXP430F5438 experimenter boards. Developed framework, aimed to provide a solid base to test the 
possibility of performing a shared SPI communication with a fixed number of wires without 
renouncing to push-pull output stage advantages, has been implemented and successfully validated. 
Also, FlexSPI energy consumption has been evaluated and then compared with the I
2
C one, by 
proper experimental setups and related data processing: the two protocols, in fact, share several 
features, although they rely on a different hardware configuration. The energy/bit metric was 
chosen so that the two output stages can be compared regardless the effective quantity of exchanged 
packets; thus, this measure provides an indication of necessary energy amount to move a single bit 
to guarantee the correct firmware functionality. Despite larger quantity of exchanged data due to 
channel reservation needs (with a 35% traffic overhead, in the performed tests), the FlexSPI total 
energy consumption is comparable with the I
2
C one, at the same communication speed; thus a lower 
energy/bit requirement is required for FlexSPI protocol, decreasing with the negotiated speed, in 
this way proving FlexSPI protocol as a suited and valid choice for high-speed low-consumption 
communications inside embedded systems with a developed architecture capable of great flexibility. 
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We have already reported on hardware structure, operation principle and validation of a new 
advanced communication protocol, named FlexSPI, whose aim is obtaining a fully shared SPI 
bus with a fixed amount of wires, namely four independently from the slaves number, without 
renouncing to the advantages of a push-pull output stage and obtaining an architecture capable 
of great flexibility [1]. All four signals of developed FlexSPI protocol are entirely shared by 
slaves on bus: when a master wants to communicate with a particular device, it will perform 
an addressing at packet level. The structure of the firmware has been designed as a software 
stack composed by interacting layers, tracing the model of similar protocols that share, with 
FlexSPI, some features. This approach encourages the addition of capabilities, which can be 
easily included in a compatible manner with features that have already been implemented. 
In our previous work [2], the goodness of the firmware structure has been verified: a shared 
SPI communication, with a fixed number of wires regardless the number of slaves on bus, has 
already been tested successfully. Also, the firmware modularity has been demonstrated and 
exploited by adding new advanced procedures to the framework thus enhancing its performances 
[2]; in this way, FlexSPI has shown potentialities not only related to the mere data exchange. 
Therefore, the developed firmware has proven itself valid in providing support for fast bus 
speeds in a shared channel and suited in improving IoT-based smart objects capabilities [3 - 5]. 
In this work, instead, a detailed description of developed Flex-SPI firmware structure is 
presented, together with the experimental tests of realized firmware by using ad-hoc setups. 
Moreover, a careful FlexSPI energy consumption analysis was carried out; a key of lecture of 
the obtained results was provided by performing a comparison with I
2
C standard. Despite this 
last protocol has a greater support of the microcontroller and a simpler software architecture, 
FlexSPI has succeeded in proving its good performances even from energetic point of view, 
with its consumption that can be reduced if higher clock frequencies are allowed and agreed 
between devices. In this sense, the speed negotiation procedure plays a two-fold role: it speeds 
up data transfer while also reducing energy consumption. It should also be recalled that since 
SPI maximum clock frequency can reach 20 MHz, a further energy saving is available. On the 
other hand, the comparison of overall energy consumption means including communication 
protocol dependent energy demand. Here, it is worth noting that if in I
2
C the dedicated 
hardware makes this contribution negligible, in FlexSPI it is the CPU the one taking care of 
protocol computations, even for low-level operations, since software mechanisms must 
always be provided (e.g. addressing evaluation, connection to the appropriate peripheral, etc). 
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II. FLEX-SPI FRAMEWORK IMPLEMENTATION AND VALIDATION 
This paragraph describes the implementation of the FlexSPI framework developed, for test 
purposes, in both the master and slave versions. The performed analysis aims not only to test 
the correct behavior of the firmware, but also to verify the chance of realizing a SPI 
communication between multiple devices with only four, completely shared, wires. At the 
same time, the features of this framework will give a base to prepare a fair comparison with 
the I
2
C protocol relative to energy consumption, performed in the fourth paragraph. 
 
a. Structure of the Developed Flex-SPI Firmware 
Once acquired theoretical and practical knowledge of the MSP-EXP430F5438 experimenter 
board [1] and the real time operating system FreeRTOS [6], the two principal instruments 
used in this research work, the development of the framework using FlexSPI has begun. The 
first step for the development of the firmware has been the design of a suited software 
architecture, with the purpose of dividing and therefore optimizing the different required tasks 
to perform a shared SPI communication. FlexSPI, in fact, can be interpreted as a MAC layer 
above the physical SPI bus, handling addressing and all the extra procedures [2]. 
These guidelines have led to develop the software architecture represented in the diagram 
shown in figure 1: FlexSPI firmware is conceived as a series of stacked layers with 
independent jobs, communicating with each other through sockets. Regardless if master or 
slave, every device on the bus always possesses the following software layers: 
 Above-SPI : it is a physical layer used to manage all the hardware operations required 
by upper layers. Its duties include the connection of the pins to the suitable peripherals, 
the DMA management, all the necessary steps to begin and end up a SPI 
communication session and, finally, the transmission or reception of packets. 
 
 FlexSPI : it is the MAC layer that truly implements the communication protocol. This 
layer is responsible to verify the addressing fields of received packets, discarding them 
or properly reacting according to their content. It has also the responsibility to properly 
craft packets needed to deliver the data coming from upper layers. At last, it has to 
oversee the progress of all communication sessions, monitoring their current state and 
deciding whether the device should be configured in the transmission or reception mode. 
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Figure 1. Representation of FlexSPI stacked layers. 
 
In this particular framework, only the master possesses an extra element on this stack, the 
Application layer, used to emulate a practical situation in which FlexSPI may be used. This 
layer is used to simulate the need by some high-level application of a FlexSPI 
communication; in further implementations, the slaves may possess an application layer, too. 
The two lowest layers, Above-SPI and FlexSPI, have been coded so that, before performing 
any operation, the firmware always checks, at first, the role of the device on the bus. Once 
verified if the device is a master or a slave, by means of a specific flag written in the 
preliminary settings, the firmware performs the most suitable instructions. This choice has 
been made not only to develop a code already suited for all the devices on the bus, thus 
regardless their role in the communication, but also because FlexSPI supports run-time 
channel role configurations and master negotiation procedures. Future developments aimed to 
add this feature would not have to modify the core of the firmware itself. 
The different layers forming the developed stack communicate with each other thanks to 
several sockets. This software abstraction is used to deliver messages and instructions in the 
form of primitives, these last used to request actions to lower layers and to be informed about 
the outcome of either previous command or in case asynchronous events are detected. This 
FlexSPI firmware adopts a slight alteration of this concept for a particular event: as shown in 
figure 1, in slaves, a low-level event is communicated to MAC layer, bypassing Above-SPI. 
Analyzing these elements in details, sockets between two layers have been implemented as 
FreeRTOS’s queues, obtaining a listening interface for every layer ; with respect to figure 1, 
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these elements are AppIn, MacIn and PhyIn. These queues are used to transfer structures that 
contain a primitive identifier and all the related status variables, including any eventual 
payload. When invoking a primitive, what is actually done is populating the corresponding 
structure that is then sent to appropriate queue. Two further design guidelines were followed: 
 Dynamic allocation of memory : the messages are allocated in microcontroller 
memory on need and deallocated as soon as the target entity receives the primitive; 
this allows saving some memory space. 
 
 Zero copy : the queues are used to transfer only pointers to messages; this allows 
both memory saving and a remarkable system speed up. 
An example of primitive implementation is reported in the following listing, showing a 
function used by the application layer that will be explained later. 
 
Listing 1. Example of implementation of a primitive. 
All the developed layers have therefore their queue, responsible of driving the successive 
operations. Once generated and notified to the target layer by means of a proper queue, the 
primitive is executed and the result is notified back generating, as a reply, a confirmation 
primitive. This primitives exchange, thus, is what drives the FlexSPI elaboration. The layers, 
in particular Above-SPI and FlexSPI, have been implemented to be compatible with their 
sockets, therefore they are tasks always listening to their input queue. As soon as they receive 
a message, they extract the identification variable and perform a check to recognize the issued 
primitive. Once the primitive has been identified, the remaining parameters are recovered and 
necessary operations take place accordingly. This approach is shown in listing 2, where these 
features are reported. 
 Listing 2. Implementation of the FlexSPI layer. 
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Since Chip Select (CS) events must be notified as quick as possible; as shown in figure 1, they 
are processed differently. In fact, the Interrupt Service Routine (ISR) taking care of physical 
events is allowed to communicate them directly to the MAC layer. To further speed up the 
procedure, and to minimize ISR execution latency, CS messages are allocated in memory 
during scheduler initialization and they are only modified by the ISR itself that never frees the 
message dedicated memory. To stress this behavior, in figure 1, this situation has been 
represented as something partially different from the default situation. 
It is not uncommon for devices performing data communication to need waiting long time 
without performing any operation. As example, this may happen to a faster master device that 
needs waiting for a slave device to become ready after a message has been delivered. It is for 
this reason that this stack was developed adding an extra task, idle-hook. This task is executed 
by FreeRTOS when no other task is running and it orders microcontroller to sleep in LPM0. 
Working in this mode, CPU saves energy by disabling itself while still accepting interrupts. 
 
b. The MAC Layer and its Interactions 
The effective chance to completely share all the four lines of a SPI bus among multiple slave 
devices has been performed with unicast IPA pinging procedure: at first involving just one 
slave device to reach, then a full dual slave configuration. Once verified the successful 
outcome of the first configuration, the final test has been realized easily by loading into a 
further slave device the firmware and slightly modifying the master application layer. The 
layered structure, in fact, ensures that what happens at higher layers does not affect lower 
layers, being tasks completely independent from each other. Every slave is pinged according 
to the chart in figure 2, describing interactions between FlexSPI and the application  layers. 
  
Figure 2. Packet 
exchange to perform the 
developed  framework. 
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Assuming that the master knows the addresses of all the slaves on bus, when the application 
layer wants to know if a certain device is still alive, the following primitives are involved: 
 MlmeRXfromDeviceRequest (slave_address) : sent by the Application Layer to the 
MAC layer, it requests the activation of the necessary procedures aimed to verify if a 
certain slave is on the bus and/or  if it has pending some data to deliver. 
 
 MlmeRXfromDeviceConfirm (answer): sent to the Application Layer by MAC layer to 
inform it regarding the outcome of the previous request, specifying if the pinged slave 
needs a bus concession to get rid of pending data in its memory. The following added 
lines of code are used to exploit LEDs as indicators of the outcome of the procedure: 
 
These primitives, described with parts of their implementation, belong to the set defined as 
MAC Layer Management Entity (MLME), used for managing the MAC properties, to enable 
or disable features and in order to inform layers above the MAC itself about its status and 
operation. The request to verify the status of a particular slave on the bus is satisfied involving 
the following commands:  
 PINGREQ : it is used by the master to spot if the addressed device is alive and/or with 
pending data. 
 POLLSLAVE : used by master to grant addressed slave device the right to transmit. 
Once the pinged slave is in possession of channel, it is able to reply to master request. 
 PINGACK : it is used by slaves to acknowledge a ping request, eventually informing 
if pending data that should be sent to the master are present. Its CMD value, in this 
framework, was modified to 0x06 to avoid false readings during firmware debugging. 
Listing 4. Code portion related to viewing 
of procedure outcome by LEDs. 
Listing 3.  Code related to verification of 
slave pending data to be delivered. 
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The positive answer to the ping request is verified by the lighting of a LED on the master 
board. This behavior has been exploited to provide a further signaling regarding the outcome 
of the operation. Devices exchanging data and commands on the bus need to keep track of the 
performed operations, in order to be ready to prepare the next data transfer or other 
operations. This aspect has been faced by using two variables as state holders, one for the 
MAC layer and one for the PHY layer. The variable used by MAC for this purpose is called 
macState. The macState variable of the master evolves according to the finite state machine 
represented in figure 3. Once the scheduler is started, the device considers itself as 
unemployed, notifying its absence in the operations in progress. As soon as the upper layer 
requests to find out if a certain slave is on the bus, the state is updated to Send Pingreg, a state 
that triggers the delivery of the homonym packet. When the transmission ends, if it is 
successful, the state becomes Send Pollslave and the channel is reserved to the addressed 
device. The master is then ready to receive the reply to its request, therefore it updates its state 
to Wait Response, where data are received and analyzed. Once a PINGACK packet is 
received, the FSM returns to unemployed state. 
 
Figure 3.  Master finite state machine. 
The progress of a data exchange is followed also by the slave with a similar approach, based 
on the finite state machine shown in figure 4. In both figures 3 and 4, the orange states are 
transmitting ones, while blue states indicates the need to receive a packet. 
Also slaves begin their activity as unemployed, waiting for a signal by the master. This event 
is a falling edge of the Chip Select that, once recognized, causes the state to change in Wait. In 
this state, the slave prepares itself to receive packets from the master. Once received every 
message, first thing a slave checks is the destination: if not, it will discard the received packet. 
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On the other hand, once a slave recognizes itself as the packet destination, it elaborates its 
content and if it finds a PINGREQ has been received, it updates its state to Rep Pingack. This 
state is used to inform the MAC layer that the device is waiting for the channel reservation in 
order to reply to master the device request. Once this happens, the slave is finally able to send 
a PINGACK command, returning at last to unemployed and waiting for new events. This 
approach allows to use the same set of primitives to perform all the required actions of this 
framework. It is also possible to forecast further procedures by simply expanding the finite 




Figure 4. Slave finite state machine. 
c. The Physical Layer and its Interactions 
After the analysis of the behavior of the developed framework from a high level point of 
view, what happens to a more physical layer is now discussed. All the previously described 
actions, in fact, trigger a primitive exchange between the MAC and the physical layers of the 
stack, according not only to the role of the device on the bus but also to other parameters. 
Before starting the scheduler and, therefore, the firmware stack, an initialization of the 
peripherals used by FlexSPI is performed. The registers of the employed modules are set 
according to two parameters, phyMasterOpMode and the bus speed. The first one is a flag 
used to define the role of device on channel, if master or slave; the second one, responsible for 
declaring the SPI clock speed, is ignored when the device is set as a slave. The initialization 
function is also responsible for setting the speed of the CPU to approximately 18 MHz and to 
properly configure pins in an idle condition, with the internal pull-up resistor applied by the 
master to the SOMI line. According to the role of the device, the parameters of the SPI 
peripheral are set and the DMA registers are configured. 
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Once the scheduler is started, devices are ready to perform data exchanges following FlexSPI 
rules. The MAC and physical layers, in order to exchange instructions and variables necessary 
to perform the required processes, use two sets of primitive. A variable used as state register 
and called phyState is used to identify whether the device is free or busy. Values this register 
can have are: Idle, Tx and Rx. The first one is used by the physical layer to know if it can 
handle a new request from the MAC, while the other two identify the role of the device in an 
ongoing or yet terminated communication session. 
The MAC and physical layer, to handle all the physical properties of the bus, use a set of 
primitives called Physical Layer Management Entity (PLME). The primitives building this 
set, followed, when possible, by some portions of the firmware, are here reported: 
 PlmeTXenableRequest : sent by the MAC to the physical layer to properly configure 
the device pins to transmit a packet. Right after the SPI peripheral reset: 
 If the device is acting as the master, all pins, except SOMI and Chip Select, are 
connected to the SPI module; the Chip Select is then asserted low. 
 If the device is acting as a slave, all pins are connected to the SPI module. 
 
In both case, phyState is set to Tx and the primitive of confirm is issued. 
 
 PlmeTXenableConfirm : sent by the physical layer to inform the MAC regarding the 
result of transmission enabling; once received, the MAC can continue its execution. 
 PlmeTXdisableRequest : sent by the MAC to the physical layer, this primitive restores 
the pins configuration to the idle status. After the SPI peripheral is reset, all pins are 
connected to the GPIO module and: 
 if the device is the master, the Chip Select is asserted high; 
 if the device is a slave, a pull-down resistor to the SOMI line may be applied. 
In both cases, phyState returns Idle and the confirmation primitive is issued. 
Listing 5. Code portion related to 
PlmeTXdisableRequest primitive. 
763





 PlmeTXdisableConfirm : sent by the physical layer to inform the MAC regarding the 
outcome of transmission disabling; once received, the MAC can resume its processing. 
 PlmeRXenableRequest : sent by the MAC to the physical layer in order to prepare the 
device in order to receive a packet. After the reset of the SPI module: 
  If the master is operating as master, all pins are connected to SPI module and the 
pull-up resistor on SOMI line is removed; Chip Select signal is then asserted low. 
  If the device is a slave, all pins but SOMI are connected to the SPI module. 
In both cases,  phyState is set to Rx and the confirmation primitive is issued. 
 
 
 PlmeRXenableConfirm: sent by the physical layer to inform the MAC regarding the 
outcome of reception enabling; once received, the MAC can resume processing. 
 PlmeRXdisableRequest: sent by the MAC to the physical layer to set all pins to idle 
situation, connecting them to GPIO module. The master also applies pull-up resistor 
on the SOMI line and it asserts Chip Select high. Both master and slave set  phyState 
as Idle. Once all operations are completed, the confirmation primitive is issued. 
Listing 6. Other code portion related 
to PlmeTXdisableRequest primitive. 
Listing 7. Other code portion related 
to PlmeTXdisableRequest primitive. 
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 PlmeRXdisableConfirm : sent by the physical layer to inform MAC regarding outcome 
of reception disabling; once received, the MAC is allowed to resume its processing. 
 
Although not used in this framework, the confirmation primitives provide a set of status 
reporting indicators that can be used to properly react to eventual malfunctions in the device. 
If MAC layer receives a successful confirmation primitive to an issued request, it is allowed 
to continue its operations, e.g. preparing packets, storing received data, etc. Indication of a 
Chip Select event was not formalized in a primitive, since message delivered by a slave device 
ISR comprises information not only on the event type, but also on the detected edge direction; 
this choice was made to minimize time spent by microcontroller in an ISR. This information 
is sent directly to MAC layer that will properly react to be ready for the upcoming session. 
The physical layer adopts another set of primitives called Physical Data. This set is used by 
both the MAC and the physical layer to exchange packets that have to be sent or to receive 
data that should be processed. The primitives belonging to this set, described when possible 
with portions of code, are the following: 
 PdDataRequest : sent by the MAC to the physical layer to deliver a packet and its total 
length. Once received, the DMA is properly loaded and SPI session begins. When data 
transfer ends, the confirmation primitive is issued carrying a pointer to received data. 
 PdDataConfirm : sent by the physical layer to the MAC, it contains the location of 
memory assigned as receiving buffer. According to phyState, the device then issues 
the primitive to disable the appropriate operation mode. 
 PdOneByteRequest : used only by the master, it is sent by MAC to the physical layer 
when phyState is Rx. Its scope is to download only the first byte of the slave packet, 
i.e. its residual length, so that the master can be made aware of how many clock pulses 
it has to inject. Once the residual length is retrieved, its value is communicated to the 
MAC by issuing the confirmation primitive. 
Listing 8. Other code portion related 
to PlmeTXdisableRequest primitive. 
765




 PdOneByteConfirm : used only by the master, it is sent by the physical layer to the 
MAC. Once received, the residual length of the slave packet is processed and a 
tailored dummy packet, used to trigger the necessary clock pulses, is prepared. 
 
Although not used in this framework, this set of primitives is coded to provide support for 
full-duplex communications, in order to ease future developments. The MAC layer, according 
to macState, decides if it is interested in the content of the packet received through 
PdDataRequest: the device can analyze its content or simply discard it. This framework is 
composed by the exchange of three packets in half-duplex mode, two from the master to a 
slave and one in the opposite direction. Since implementation of this firmware is designed to 
be composed by independent portion of codes conditioned only by some flags, the two 
different directions of data transfer can be analyzed regardless of the packet to be delivered. 
When the master needs to send data to a particular slave, the primitives exchange, as 
described in figure 5, takes place. The master first issues the PlmeTXenableRequest primitive 
to properly set pins used by the microcontroller. This primitive causes a falling edge of Chip 
Select, detected by the slave, that will prepare itself to receive the incoming message by 
issuing the PlmeRXenableRequest  primitive. Figure 5 represents the Chip Select  indication 
as a bus event whose notification is sent directly to the MAC layer, in the same way as figure 
2 does. The absence of encapsulation of this event in a primitive is represented with the bare 
FreeRTOS API function. 
Once the confirmation primitives reporting the enabled operating mode are received, both the 
master and the slave allocate a portion of memory: while the master uses it to create the 
packet that has to be sent, the slave fills it with dummy data and uses it as a buffer. Once this 
operation is completed, the pointer to this memory location is sent to the physical layer 
through the PdDataRequest primitive. Both physical layers then configure their DMA 
channels and the data exchange can eventually begin. As soon as the master finishes to send 
the packet, the PdDataConfirm primitive is issued, triggering deactivation of the transmission 
Listing 9. Code related to downloading the first byte of slave packet. 
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operating mode with the necessary primitive. The slave, once intercepted rising edge of the 
Chip Select, can recover the incoming data and deactivate the reception mode. At this point, 
the master evaluates next operations to be performed on macState basis, while the slave 
processes the received packet to discover if it was addressed by it and, in such a case, it 
prepares itself for the following session by updating macState. 
 
Figure 5. Primitives exchange when the master is transmitting. 
The reception of a packet from a slave is obtained, instead, with the primitives exchange 
described in figure 6; here, it is supposed that the slave has already taken possess of channel 
after the reception of a proper POLLSLAVE packet. The master issues to its physical layer a 
PlmeRXenableRequest to prepare reception while slave, similarly to the previous case, detects 
the falling edge of Chip Select. This event causes the slave to issue a PlmeTXenableRequest 
and, when its confirmation is received, the packet to be sent is crafted and delivered with the 
PdDataRequest primitive. Safety of this approach is ensured by the fact that the slave cannot 
send anything without having clock pulses injected. 
The master, when PlmeRXenableConfirm primitive is received, faces problem of producing 
the necessary clock pulses to properly download the slave packet. Given slave packet format, 
at first it issues a PdOneByteRequest to download the LEN field of slave packet header. The 
MAC layer is informed of the result by means of a PdOneByteConfirm, following which a 
dummy array of proper length is allocated and sent through the PdDataRequest. The physical 
layer, while sending dummy bytes, is able to download the remaining packet portion from the 
slave and, when it has finished, it delivers its memory location to MAC by PdDataConfirm. 
The data reception operating mode is then disable by the MAC that issues to the physical layer 
a PlmeRXenableDisableRequest primitive. Once the confirmation primitive is received by the 
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MAC, the master can process received packet and trigger events according to its content. The 
slave, on the other hand, detects Chip Select rising edge and performs the necessary 
operations to deactivate its transmission state; once the confirmation primitive is received, the 
device returns in the Unemployed state, waiting for the new communication sessions. 
 
Figure 6. Primitives exchange when the master is receiving. 
III. EXPERIMENTAL ANALYSES OF THE REALIZED FIRMWARE 
The first test on the developed firmware has been the execution of a FlexSPI-based data 
exchange between two MSP-EXP430F5438 Experimenter Boards [2] [7] [8]. One board has 
been programmed with master version of the firmware, while the other with the slave version; 
the connection of the necessary SPI pins is then obtained as reported in figure 7a. In this test, 
the device application layer needs to verify the presence of a single slave device connected to 
the bus and having a DSA equal to 0xAA. This is done triggering packet exchange described 
in figure 2. The successful outcome of the procedure is verified not only by signals collected 
by logic analyzer, whose clamps are shown in figure 7a, but also by red LED activation once 
the procedure has successfully ended. The photograph in figure 7a portrays also a necessary 
operation that must be performed on slaves to ensure correct behavior of developed firmware. 
The red wire on the left is in fact used to short circuit Chip Select pin to an extra GPIO pin, 
which belongs to PORT1 and has interrupt capabilities, as can be seen in figure 7b. The MSP-
EXP430F5438 Experimenter Board, in fact, has I/O interrupt capabilities only on PORT1 and 
PORT2 while SPI used pins belong to PORT3. FlexSPI strongly relies on Chip Select interrupts, 
since they are used by slaves to prepare for an incoming transmission or to know that session 
is over. While this short circuit operates on hardware level, on software side, GPIO pin used 
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for this operation has been configured as an input; ad hoc APIs have been then written to bond 
this pin to the Chip Select. This connection overcomes this limitation of MSP-EXP430F5438 
experimenter board; however, due to the obstruction caused by the hooks, the wire that 
connects the two devices cannot be fully plugged in the SPI pins, causing an increased 
channel noise level. This noise has partially affected signals collection performed with logic 
analyzer especially when bus speed was at high frequency: spurious pulses have sometimes 
corrupted the bus decoding. Microcontrollers resulted very robust to this extra noise as verified 
by LED based feedback and during firmware debugging. The overall data exchange necessary 
to perform the ping of a single slave with SPI clock speed of 500 kHz is reported in figure 7c. 
  
 
Figure 7. Experimental setup with two microcontrollers (a), short circuit of the Chip select (b) 
and Overall timing diagram of the ping of one slave (c). 
The good functionality of the firmware has been proved with increasing bus speeds, up to 4.5 
MHz, as can be seen in figure 8. However, due to the bad decoding, high speed tests have 








Figure 8. Example of bad decode by the logic analyzer at maximum speed. 
By analyzing the waveforms in figure 7c, it is possible to note the presence of some delay 
between communication sessions. These delays have been voluntarily inserted because, in this 
first implementation, the slave has no way to communicate to the master that it is ready to 
start a new session, relying on MADSIS procedure [2]. For this reason, the master is forced to 
insert some delays to grant the correct behavior of the firmware. The last data exchange is the 
most interesting, since it is possible to see the result of the deactivation of pull-up resistor on 
SOMI line. It can be noted also the different performance when a packet is sent from the 
slave, where the download strategy described before causes a necessary slowing down of the 
download of the whole packet. The timing intervals corresponding to just packets transfers on 
the bus during the execution of the framework are represented in figure 9. With respect to the 
structure of an IPA master packet based on DSAs, the different commands, represented as the 
aggregation of the OPCODE, M and S fields, are correctly decoded and residual length of 
packets is accurately evaluated. After the address of the slave, there is the mask field: since 
the communication is unicast, this byte has been completely set. The first two packets, 
PINGREQ and POLLSLAVE, are set with the SOMI line disconnected from the SPI module 
and with the pull-up resistor enabled, thus explaining its high logical level. 
As soon as POLLSLAVE transmission is completed, pull-up resistor on SOMI line is deactivated 
in order to let the slave reply with the PINGACK command; the SOMI pin, therefore, becomes 
floating. The dummy byte used by the master to download the slave packet residual length is a 
string of ones; according to retrieved length, a dummy packet, crafted with strings of ones, is 
then used to download the remaining part of the slave packet. In this example, it is sufficient 
just a single byte to complete the download of the PINGACK command. 
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Figure 9. Zoom of the exchanged packets: PINGREQ (a), POLLSLAVE (b) and PINGACK (c). 
Between the two clock activity sessions, figure 4.9c highlights the master processing time 
needed both for creating a suitable packet and for managing all operations needed to restart 
the transmission; these are the causes of the short delay prior the download of slave residual 
packet. Once verified correct behavior of this framework, the real validation of the developed 
firmware and, therefore, of FlexSPI itself, is obtained by executing the same simulation using 
more slaves. When the master has verified correct outcome of the ping, it turns on a LED: the 
orange one for first slave and red one for the second, providing an additional validation marker. 
The shared channel employed in figure 10 was obtained with a modified wire that connects in 
parallel the three devices on bus. For both slaves, it is provided the short circuit between Chip 
Select pin and auxiliary GPIO pin to ensure a correct response to Chip Select detected edges. 
 
Figure 10. Experimental setup with two slaves on the bus. 
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This test aims to confirm the chance of performing an SPI communication using a fixed 
number of wires through a shared bus regardless the number of the slaves. The main features 
of FlexSPI and therefore the developed framework have to guarantee total absence of conflicts 
in all communications. Slaves, in fact, are polled one over two times; therefore, they have to 
correctly handle the possibility of not being the receivers of a packet sent by the master. 
Master device application layer used in the previous test has been slightly modified to 
correctly perform the ping of two different devices. Slaves addresses, supposed to be known 
to the master device, are 0xAA and one 0xCC. The possibility of performing a new operation 
by adding only few lines of code highlights the advantages of an architecture based on a 
layered stack, extremely versatile thanks to a complete separation of role of the various parts. 
Digital signals, acquired with a logic analyzer during the overall procedure that pings the two 
slave devices, are shown in figure 11, referred to a simulation with an SPI clock speed equal 
to almost 250 kHz. Even in this case, the results validation has been obtained not only through 
LEDs but also with firmware inspection during debug sessions. As expected, measurements 
with high bus speeds have not been accurately decoded by logic analyzer and therefore they 
were not reported; however, the firmware correctly worked with bus speeds up to 4.5 MHz. 
Diagram in figure 11 shows, as expected, a behavior similar to the one represented in figure 
4.7c, with the only difference that this time two slaves are involved: the 12.6 ms time interval 
in which Chip Select stays high occurs when master device begins to ping the second slave 
device. This timing diagram shows also no collisions in exchanged data, validating the correct 
behavior of slaves that coherently react to received packets, both when addressed and when 
the packet is sent to the other device. Analyzing the exchanged data, the first three delivered 
packets are exactly the same than those in figure 9, since target slave address is again 0xAA. 
The last three packets shown in figure 12 represents message exchange due to pinging of 0xCC 
addressed slave device: apart from  the different  address, packets content is unaltered. 
 
Figure 11. Overall timing diagram of the ping of two slaves. 
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Figure 12. Zoom of the exchanged packets with the slave having as address 0Xcc: PINGREQ 
(a), POLLSLAVE (b) and PINGACK (c). 
IV. FLEXSPI ENERGY CONSUMPTION ANALYSIS AND COMPARISON WITH I
2
C 
This paragraph report on FlexSPI energy consumption characterization, using the results to 
perform a comparative analysis with I
2
C standard: this protocol features, in fact, make it a 
direct competitor of developed FlexSPI when pure data transfer are considered [9] [10] [11]. 
After the discussion regarding the structure of I
2
C framework used to perform analyses, 
obtained results will be shown, focusing on the terms of this comparison and on the meaning 
of the results. The execution of comparison in terms of energy consumption can be considered 
fair only if the two protocols under test perform the same actions. On the other hand, it is 
important not to distort the nature of these two protocols, developing therefore an I
2
C 
firmware that is adherent with the nature of the bus and exploits all the available tools of the 
microcontroller. For this reason, before explaining the developed framework, it will be first 
described the I
2
C peripheral of the microcontroller and its features [12] [13] [14]. 
 
a. The I2C Module and related Firmware Implementation 
The Universal Serial Communication Interface (USCI) module equipped within the 
MSP43016F5438A, when it is configured in I
2
C mode, provides an interface to safely 
exchange data with other I
2
C-compatible devices using this two-wire serial bus. The equipped 
module provides a series of features to customize the transmission: it is possible to select the 
length of addresses (7 or 10 bits), the standard mode is supported as well as the fast mode, 
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with speeds up to 400 kbps, both slaves and master can receive and transmit data, dynamically 
changing their role on the bus if required. The associated block diagram, showing also the 
different exploited registers, is reported in figure 13. 
 





C mode is compatible with any device that communicates with the same protocol, 
regardless if it is a master or a slave, identifying every element on bus with its unique address. 
Since all communications are half-duplex, each device can either transmit or receive data 
during a single communication session; however, the master only is authorized to inject clock 
pulses in the bus, therefore every other device is considered a slave. The USCI clock 
frequency and the prescaler settings must to be chosen so that the minimum low and high time 
periods of the I
2
C specification are met. The interconnection of the devices to create an I
2
C 
bus must follow the specifications of this protocol, resulting in a diagram such the one in 
figure 14. The two lines that the bus employs, Serial Data (SDA) and Serial Clock (SCL), are 
automatically configured as high impedance and must be connected to the positive supply 
voltage using a pull-up resistor; in this way, the output stage drives only the logical zero to 
ground. The value of the resistors must be selected taking into account the trade-off between 
speed and power consumption. When data must be transferred, the master starts generating 
clock pulses and, starting always from the MSB, the bytes are shifted out. The first byte after a 
start condition is composed by the 7 bits that identify the addressed device, if this addressing 
configuration is chosen, plus the bit used to specify the operating mode, read or write. After 
the transmission of every byte, an ACK or NACK bit is produced on the ninth SCL clock. 
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Figure 14.  I
2
C connection diagram example. 
The generation of these extra bits, included the STOP condition, is entirely managed by the 
peripheral, which exploits its register to identify when, during the transmission, they must be 
produced. The addressing mechanism is handled by the module too: by properly configuring 
dedicated registers, in fact, the master automatically sends the first byte to the addressed slave 
and, on the other hand, every slave checks if the upcoming transmission is directed to it. This 
procedure is automatically executed even when device is put to sleep to save energy: USCI 
module automatically wakes up the device and, if not addressed, recovers the low-power mode. 
Masters and slaves, despite they are transmitting or receiving, manage their operations with a 
set of registers updated after every relevant event. These registers are used to produce or 
record the indication flags of I
2
C and to signal events regarding the USCI transmission and 
reception buffer. In this way, the module offers the support to use interrupts when a particular 
event is detected; these registers can also be used by DMA, locking its behavior to the 
progress of an I
2
C data transfer. At last, USCI module natively supports clock stretching, the 
procedure that allows slaves to hold the SCL line after receiving or sending a byte, signaling 
to master that they are not ready to process more data. Thanks to this procedure, it is possible 
to avoid errors when data are exchanged, resulting in an automatic adjustment of clock speed. 
Since comparative analysis with FlexSPI should be as fair as possible, developed framework 
should replicate exact operations that FlexSPI framework does. So the I
2
C firmware used for 
this analysis has to ping two devices belonging to the bus using its maximum achievable speed. 
The main working principles of this framework are, therefore, the following: the master of the 
bus verifies, by sending appropriate command, if a known slave is present on bus. Addressed 
slave, once understood what the master is requiring, answers with a command indicating that 
the previous ping request has been acknowledged. Fairness, however, can be reached only if 
the I
2
C framework exploits entirely the peripheral of which the microcontroller is equipped 
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and, moreover, the main features of this protocol. Table 1 summarizes the similarities and 
differences of this framework with the FlexSPI one, described in the previous paragraph. 
 
Table 1. Principal aspects of the I
2
C framework compared with FlexSPI. 
Focusing on the differences reported in table 1, the absence of a structure made by stacked 
layers is the cause that makes unnecessary using an operating system; moreover, packets 
header will be shorter, since addressing is entirely handled by the microcontroller registers. At 
last, since there is no more need to explicitly reserve the channel, the POLLSLAVE command 
becomes unnecessary and therefore has been suppressed. These aspects, joint with the built-in 
features of I
2
C module, lead to consequence that the written firmware results lighter if 
compared to FlexSPI one: this framework, in fact, is approximately made by at least 1/8 of the 
lines of code that form  the FlexSPI framework, not considering moreover FreeRTOS. 
The firmware was tested at first using one slave and then two, obtaining interesting results 
related to bus speed that will be discussed later. The master, as reported in following listing 
10, pings one slave at a time. Their addresses are the same of slaves in FlexSPI framework, 
with the only difference that MSB has been removed: they are, therefore, 0x2A and 0x4C. 
 
 
In listing 11, as example, the registers that the master configures for packet transmission are 
reported. All aspects are similar to configurations that are performed for a FlexSPI session, 
but it is worth noting the UCB0I2CSA register, used to set the address of the receiver. 
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Slaves, on the other hand, prepare themselves to receive data from the master and exploit an 
ISR to process the packet once STOP flag was detected: this ISR is also used to inform slave 




Once the firmware has been downloaded in the devices, they were connected as reported in 
figure 15a showing the test with involved two slaves on bus. This framework exploits LEDs of 
which the experimenter board is equipped, to provide a further indication regarding successful 
outcome of the operations; other indicators come from logic analyzer and firmware debug. In 
order to obtain a functioning I
2
C bus, it was chosen not to use the internal pull-up resistors of 
microcontroller: their value equal to 47 kΩ would have been too high to push the bus speed to 
its maximum value. For this reason, an external net was used (figure 15b) for connecting the 
external resistors between VCC and the two lines of bus, SDA and SCL. VCC was provided by 
connecting the reference pin of the experimenter board, producing a voltage level equal to 3.3 
V, to the breadboard, while the other connections ensure the link with I
2
C pins of all boards. 
This approach has been chosen also to analyze the bus behavior when the resistors have been 
replaced using different values. 













Figure 15. Experimental setup for  I
2
C  framework (a) and detail of net used to connect the 
pull-up  resistors (b). 
Exchanged data between devices on the bus have been recorded using the logic analyzer. As 
shown in figure 16a, reproducing the ping request from the master to the first slave, the header 
of the packet is followed by a payload composed by a string of bytes with sequence 0xAA, for 
a total of 100 bytes. The choice to include this dummy data was made so that, when performing 
energy consumption measures, it would have been observed a sufficient quantity of data to 
extract valid results. Thanks to software interface of the logic analyzer, it is possible to decode 
signals as belonging to an I
2
C bus. The good outcome of operation is confirmed by the reply 
that the slave sends, reported in figure 16b. As previously specified, each transmission on this 
half-duplex bus begins with the master sending the slave address. In I
2
C, in fact, it is not 
necessary to insert, between PINGREQ transmission and PINGACK reception, a POLLSLAVE 
to reserve the channel to addressed slave. For this reason, it is possible to retrieve immediately 
the slave acknowledgment following master request. At last, after the master has processed 
the reply to its ping request, a PINGREQ command is sent to the other slave belonging to bus, 
as shown in figure 16c. The absence of an articulated software architecture guarantees a very 
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Figure 16. Data exchange of the master sending a ping request to the first slave (a), data 
exchange of the first slave sending a ping reply to the master (b) and data exchange of the 
master sending a ping request to the second slave. 
Since the purpose of this comparison is to extract results pushing I
2
C to its limits, these tests 
have been conducted using two different values for the pull-up resistors, 10 kΩ and 1 kΩ. To 
preserve fairness, it has been investigated whether 10kΩ resistance would have been sufficient 
to obtain the maximum achievable speed. Tests were conducted not only modifying the value 
of resistors but also the number of connected slaves; devices, in fact, contribute to increase the 
total capacitance of bus. Obtained results are reported in tables 2a and 2b, in which measured 
speeds have been compared to the expected ones, calculated with the following formula: 
 
where fSMCLK is the frequency of the sub-system master clock, equal to  18 MHz and 
UCB0BR0 is the prescaler factor byte used to obtain the bus speed. These results need some 
clarifications: first of all, the maximum achieved speed that grants the correct functionality of 
the system is a little bit higher than the value reported in the datasheet, equal to  400 kHz, 
and it is obtained with a prescaler factor equal to 40. This value, however, is referred to the 








Table 2. Speed measurements with one slave on the bus (a) and with two slaves on bus (b). 
Another relevant fact is that speed, when necessary, adapts its value to both the request and 
bus conditions. Further investigations have brought to clarify that the MSP43016F5438A, 
when configured as an I
2
C master, performs a sort of clock stretching, slowing down clock 
pulses frequency until SCL line reaches a voltage exceeding the logical high threshold. This 
behavior explains the presence of a reduced speed with respect to the required one, instead of 
obtaining errors when the master cannot satisfy the demand. As expected, the results show a 
better response of bus when a smaller resistor is used to pull up lines; by increasing the slaves 
number, it was verified a lighter speed deterioration when compared to performance variation 
due to different resistors values. In the light of these results, it was chosen to guarantee 
fairness for I
2
C and FlexSPI, to perform the energy consumption analysis using two 1kΩ 
resistors as I
2
C bus pull-up resistors. 
 
b. Measurements and Evaluations of I2C and FlexSPI Energy Consumptions 
Once a suitable framework has been prepared, the comparison between FlexSPI and I
2
C can 
be finally performed. As stated before, the used FlexSPI framework is the one that performs 
two slave devices pinging without any extra procedure. Both frameworks not only send the 
necessary data to ping slaves on the bus, but also an extra payload of 100 bytes composed by 
an alternation of zeroes and ones, added to every packet. This choice was made to observe a 
significantly long data exchange, preserving fairness by sending packets with barely the same 
amount of zeroes and ones. Two further measures have been taken: all LEDs, used previously 
to validate data exchange, were disabled to minimize energy consumption related to other 
peripherals and the batteries of all experimenter boards have been removed to avoid either 
current leakage towards batteries or powering from them. 
The characterization has been obtained by using two external instruments, used to measure 
the energy consumption when devices perform the same operations using different protocols. 
(a) (b) 
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One of the used instruments is the Agilent MSO6104A Mixed Signal Oscilloscope (shown in 
figure 17a); providing 4 analog plus 16 digital channels, this device was used to record 
samples related to energy consumption and to verify the correct behavior of firmware, 
exploiting its bus decode [15]. In this way, it was possible to correlate samples with the 
various phases of the pinging  procedure . 
Samples have been recorded performing a single acquisition, adjusting resolution to view at 
least one time a complete ping procedure of the two slaves. Every acquisition records, for 
every waveform in the screenshot, 1000 samples, and it is triggered by the edge of a particular 
signal for both frameworks: the Chip Select for FlexSPI and SCL for I
2
C. Power supply has 
been provided to microcontrollers using the Keithley 2308 Portable Device Battery/Charger 
Simulator (shown in figure 17b). Largely used to test battery-operated devices, it quickly 
responses to devices-under-test (DUT) energy requirements when, for example, they switch 
the operating state from low power mode to active mode [16] [17]. 
 
 
Figure 17. Photo of the Agilent MSO6104A Mixed Signal Oscilloscope (a) and of the 
Keithley 2308 Portable Device Battery/Charger Simulator. 
 
While slaves receive energy by the debuggers, the master is supplied by this power generator. 
Once a voltage equal to 3.3V has been set, the current consumption during working operations 
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output cable availability for monitoring the supplied current, with an output voltage of 1 V for 
each 10 mA supplied current. Once fairness in the development of the two frameworks has 
been guaranteed, problem is to choose an appropriate test metric. In fact, since this comparison 
involves two deeply different protocols, the most suitable way to compare them is to isolate 
the different contributions to total energy demanded during single device pinging procedure. 
In fact, if in I
2
C it can be assumed that the protocol consumption is neglectable (since a 
hardware accelerator is present to deal with this protocol), in FlexSPI this is not true anymore. 
With respect to the energy consumption when data are exchanged, the energy/bit metric has 
been chosen: in this way, the two output stages can be compared regardless the effective 
quantity of exchanged packets. This measure provides an indication of necessary energy 
amount to move a single bit in order to guarantee the correct functionality of the firmware. 
Moreover, the power consumption contribute, due to the current consumed when the device is 
totally inactive, has been removed, allowing to isolate only communication protocol energetic 
contributions. An appropriate measurement of the microcontroller DC current, when inactive, 
has provided a result equal to  100 µA. 
 
c. FlexSPI Energy Consumption: Experimental Setup and Results Analysis 
The first framework under exam is FlexSPI; the bus speed, similar to the maximum achievable 
speed of I
2
C and equal to 450 kHz, has been obtained with the same value of UCB0BR0, 
namely 40. Figure 18a, representing the experimental setup, shows how devices are supplied: 
the master, on the right, is connected through the red wire to external generator, while slaves 
receive energy from the debuggers. The required energy is supplied to the master through the 
430PWR pins, while the dedicated switch has been placed to “BATT” to avoid alternative 
supplies and forcing energy to be sourced only from external generator: in fact, batteries have 
been removed and the debugger, used during tests to verify data transfers, was disconnected. 
The connection of the external power source to the microcontroller is detailed in figure 18b, 
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Results recorded when the master executes, repeatedly, the pinging procedure of both devices 
are shown in figure 19. Spurious chip select pulses are sometimes detected, since obstruction 
of connectors could not allow a clean connection of probes; however, the microcontroller 
preserved its correct behavior. The behavior of the supplied current, reproduced by the yellow 
signal, shows - as expected - a greater consumption outside the data exchange sessions, where 
the FlexSPI processing is more intense. A reference signal for energy consumption, during the 
various steps of ping procedure, is obtained by D7 signal detection, associated to the SIMO 
pin: since, due to the chosen time scale of the oscilloscope screenshot, when the detected line 
toggles then oscilloscope shows a blue strip, whereas, when this signal remains always high, it 
means that the master is sending dummy data, i.e. the slave is replying to the ping request. 
The obtained results have also been exported in a CSV file to quantify the amount of consumed 
energy. Once converted samples from voltage to current, the first step was to isolate only data 
relative to a single device pinging: it has been chosen to consider samples starting from first 
CS falling edge until third CS rising edge. The samples were further classified in data relative 
to protocol processing or to data exchange so obtaining interpolation graph shown in figure 20. 
 
Figure 19. Oscilloscope image of the measurement relative to the FlexSPI at low speed. 
(b) 
Figure 18. Experimental setup for 
FlexSPI energy consumption calculation 
(a) and detail of the power supply cabling 
to the TI experimental board (b). 
783




Figure 20. Plot of the samples used to quantify FlexSPI energy consumption at low speed. 
From every current sample, instantaneous power has been calculated, being P = VI with V = 
3.3Volt; after that, the overall required energy has been computed by performing a numeric 
integration with the rectangle approximation technique. Obtained results are reported in table 
3. The same test has been performed once again, but this time pushing FlexSPI to its limits, 
i.e. with the maximum speed that could be used to obtain a positive outcome of double ping 
procedure. This measure, obtained with a bus speed equal to  4.5 MHz and reported in figure 
21, was affected by more noise. However, since the iteration of ping procedure did not stop, it 
was possible to conclude that all sent packets were correctly received by all the devices on bus. 
 
Table 3. Energy consumption of FlexSPI at low speed. 
 
Figure 21. Oscilloscope image of the measurements relative to FlexSPI at high speed. 
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Even in this case, this measure has been saved on a CSV file and the obtained samples 
processed by the same procedure of the previous test, in order to obtain energy consumption. 
These results are summarized in table 4 while the used current samples are plotted in figure 22. 
 
Table 4. Energy consumption of FlexSPI at high speed. 
 
Figure 22. Plot of the samples used to quantify FlexSPI energy consumption at high speed. 
d.   I2C  Energy  Consumption: Experimental Setup and Results Analysis 
The experimental setup used to monitor the current consumption of the I
2
C framework, given 
a fixed voltage of 3.3 Volt, is shown in figure 23a. This energy consumption measure has 
been performed using pull-up resistors equal to 1 kΩ since, as explained before, this value can 
guarantee fairness in the comparison: the maximum achievable speed, in fact, is obtained by 
the master device without intervention of any clock stretching. Measurement results obtained 
during pinging procedure involving two slaves are reported in figure 23b; for this framework, 
samples relative to data exchange can be isolated using the toggling of the two lines of bus, 
represented by blue strips, as a reference. As evident, the bus remains unused for a fraction of 
time, thus confirming the previously discussed energy consumption behavior of I
2
C protocol. 
The collected samples, saved in a CSV file, have been selected as in the case of FlexSPI; the 
plot of current samples referred to a single ping session is reported in figure 24. Given its 
short duration, current drawn during the short period between ping request and its 
acknowledgment, i.e. the protocol consumption, is omitted for energy consumption calculation. 
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C energy consumption experimental setup (a), oscilloscope plot at high speed (b). 
Once computed instantaneous power, energy consumption was determined by performing usual 
numerical integration of waveform associated to instant power. Results are shown in table 5 
reporting two energy/bit values: one related to only data explicitly sent and the other including 




Table 5. Energy consumption of I
2
C at the maximum speed. 
 
Figure 24. Plot of the samples used to quantify I
2
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e. Validation of Performed Energy Consumption Measures and Relative Comparison 
Obtained results, in particular regarding FlexSPI protocol, need to be discussed in order to be 
properly appreciated. This analysis is necessary to provide a solid base on which performing 
the comparison with the I
2
C results. The first thing that may sound counterintuitive is that, 
with respect to the evaluated data in tables 3 and 4, FlexSPI has a reduced bus energy request 
when SPI clock speed increases. In fact, the power relative to data exchange can be 
approximated by the following formula: 
  
in which C is the lines capacitance and f the clock frequency of SPI bus (in the experimental 
tests, 450 kHz or 4.5 MHz). The quantity of energy required to perform only data exchanges 
in a single ping session is computed by integrating the dissipated power over a time interval 
inversely proportional to the clock frequency (but directly proportional to a fixed amount of 
bits); for this reason, this computation should provide, in both cases, the same result. The 
measured energy demands, instead, show a reduced energy consumption when the SPI bus 
frequency increases; this behavior, however, can be explained by the reduced operation time 
in which support circuits, such as regulators and PLL, remain active. In conclusion, speeding 
up data transfer frequency may be considered convenient also from an energetic perspective. 
To further validate FlexSPI energy consumption measurements, the energy demand of slave 
devices has been also evaluated, always in the same test scenario. The experimental setup is 
the same to the one shown in figures 18, with difference that this time the external generator 
is connected to the slave under test. Collected samples, obtained pushing FlexSPI framework 
to its maximum achievable bus speed, have been isolated and divided, as it has been done 
during the previous tests; the current samples obtained in this case are reported in figure 25. 
 
Figure 25. Plot of the samples used to quantify the FlexSPI energy consumption at high speed, 
with a slave under exam. 
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These data have been processed with the technique previously used, obtaining the energy 
consumption for a single ping session, as reported in the following table 6. The fact that the 
bus energy is one third than the same quantity with respect to master device consumption 
meets expectations: the slave devices, in fact, transmit data only during the last communication 
session, i.e. when they transmit the PINGACK command, while the master transmits in all the 
three communication sessions that form the ping procedure of a single slave. 
 
Table 6. Energy consumption of FlexSPI at high speed, with a slave under exam. 
Another interesting aspect is the protocol energy: it results  20% higher than master device 
one. In order to explain this result, the following aspects are to be considered: 
 The finite state machine for slave devices is more complex than the master device one: 
the slaves, in fact, must first check if they are addressed and, if so, react according to 
the received command. 
 Since for the first two communication sessions, the slaves do not transmit, their energy 
demand is reduced; however, when a communication session is over, it is required a 
quite huge peak current, in order to resume the active mode. 
Once validated the FlexSPI results, it is possible to compare this communication protocol with 
I
2
C. Energy/bit comparison is shown in the following figure 26: it is possible to appreciate 
that the push-pull output stage, characteristic of FlexSPI bus, clearly outperforms I
2
C energy 
efficiency. This result is still valid even considering all the bits exchanged on the I
2
C bus: not 
only those explicitly loaded in the buffers, but also all the bits generated by the peripheral. 
 
Figure 26. Energy/bit comparison between FlexSPI and I
2
C communication protocols. 
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Moreover, as explained before, this consumption can be further reduced if higher clock 
frequencies are allowed and agreed between the devices. In this sense, the speed negotiation 
procedure plays a twofold role: it speeds up the data transfer while also reducing energy 
consumption. It should also be recalled that since the SPI maximum clock frequency can 
reach up to 20 MHz, a further energy saving margin is available. 
On the other hand, comparing the overall energy consumption means including the 
communication protocol dependent energy demand. Here it is worth noting that if in I
2
C the 
dedicated hardware makes this contribution negligible, in FlexSPI it is the CPU the one taking 
care of protocol computations, even for low-level operations, since the software mechanisms 
must always be provided (e.g. addressing evaluation, connection to the appropriate 
peripheral). Thus, the communication protocol is expected to have a huge impact on the 
overall energy consumption; nevertheless, some aspects must be taken into account: 
 The absence of a dedicated hardware peripheral strictly ties the energy consumption to 
the developed firmware: proper choices of the developer, not only in the code but also 
relative to the compiler and RTOS, can produce some significant differences. 
 
 FlexSPI is built exploiting a complex software architecture that relies on FreeRTOS. 
Although this aspect is a disadvantage in terms of energy consumption, it should be 
remembered several procedures implemented thanks to the advanced software 
architecture [2].  
Results obtained comparing the overall power consumption scores are shown in the following 
figure 27. Despite the larger quantity of exchanged data due to channel reservation needs 
(FlexSPI, in fact, produces a traffic overhead that, in these experimental tests, reaches the 
35% of overall transferred data), FlexSPI consumption is comparable with the I
2
C one. Figure 
27 reinforces also the benefits of exchanging data with the maximum achievable speed, since 
the total energy consumption of the two protocols under test becomes almost the same. 
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V.   CONCLUSIONS 
The performed tests and collected results validate the structure of developed FlexSPI 
firmware. The whole stack has been partitioned in layers that continuously interact in order to 
perform their tasks; it is worth noting that master and slave share the very same stack, but 
their firmware has been configured to act in different roles. The obtained results also confirm 
the possibility of performing a SPI communication, therefore based on a push-pull output 
stage, through a fully shared channel but avoiding any form of conflict among the devices 
regardless their number. The support for a wide range of bus speeds, pushed with this 
implementation to some megahertz, indicates the suitability of FlexSPI to several applications, 
in particular when a huge amount of data has to be delivered [18]. The possibility of 
performing packet level addressing, combined with a header fully descriptive of the packet, 
gives the chance to use this shared bus to perform a series of procedures, beyond the normal 
data exchange [2]. In conclusion, FlexSPI protocol is particularly suitable in all those 
embedded system designs in which advanced communication features, together with frequent 
or heavy data traffic, are envisioned [19]. Moreover, since the highest energy consumption 
contribution in FlexSPI is due to the protocol, an important improvement margin can be foreseen 
in order to achieve a better resources management and thus a reduced energy consumption. 
Obtained results have led to the formulation of following considerations, which can lead the 
way to future improvements. The first aspect to be considered is that the developed code of 
FlexSPI firmware can be enhanced in many ways: since this protocol deeply rely on its 
software side, a future development can be aimed to optimize some mechanisms, like the 
interaction between layers and packet crafting. Furthermore, a detailed study on the compiler 
could provide further information to increase code efficiency. In a similar perspective, further 
developments can be focused on use of FreeRTOS. This operating system, distributed with an 
open-source license, keeps being updated with new tools while the ones already existing get 
continuous optimization. An example of this aspect is the tickless idle task, partially forced in 
the implemented firmware but that can be achieved with proper APIs; in this way this feature, 
like many others, can be used in harmony with the rest of the operating system. At last, although 
related to a different vision that can be achieved by re-thinking all the implementation, great 
improvements can be obtained by exploiting a dedicated ASIC for FlexSPI operations. In this 
way, a microcontroller can rely on a dedicated peripheral when FlexSPI data exchanges are 
performed: avoiding the software implementation of these operations in favor of a dedicated 
module could bring to an important speed-up of the system and thus further energy savings. 
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